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Abstract: Embedded systems raise many challenges in power, space and speed eﬃciency. The
current trend is to build heterogeneous systems on a chip with specialized processors and hardware
accelerators. Generating an hardware accelerator from a computational kernel requires a deep
reorganization of the code and the data. Typically, parallelism and memory bandwidth are met
thanks to ﬁne-grain loop transformations. Unfortunately, the resulting control automaton is often
very complex and eventually bound the circuit frequency, which limits the beneﬁts of the optimiza-
tion. This is a major lock, which strongly limits the power of the code optimizations appliable by
high-level synthesis tools.
In this report, we propose an architecture of control automaton and an algorithm of high-level
synthesis which translates eﬃciently the control required by ﬁne-grain loop optimizations. Unlike
the previous approaches, our control automaton can be pipelined at will, without any restriction.
Hence, the frequency of the automaton can be as high as possible. Experimental results on FPGA
conﬁrms that our control circuit can reach a high frequency with a reasonable resource consumption.
Key-words: High-level synthesis, ﬁne-grain loop optimization, control automaton, pipeline
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Automate de contrôle pipeliné: architecture et synthèse à
partir d'un nid de boucles
Résumé : Les systèmes embarqués soulèvent de nombreux problèmes d'optimisation en termes
d'énergie, d'espace et de vitesse d'exécution. La tendance actuelle est de construire des systèmes
hétérogènes sur puce avec des processeurs spécialisés et des accélérateurs matériels. Générer un
accélérateur matériel à partir d'un noyau de calcul requiert une réorganisation profonde du calcul
et des données. Typiquement, le parallélisme et les besoins en bande passante sont obtenus en
appliquant des transformations de boucle à grain ﬁn. Malheureusement, l'automate de contrôle
résultant est souvent très complexe, au point de limiter la fréquence du circuit. Il s'agit d'un
verrou majeur, qui limite fortement la puissance des optimisations applicables par les outils
synthèse de circuit haut-niveau.
Dans ce rapport, nous proposons une architecture d'automate de contrôle et un algorithme de
synthèse haut-niveau qui génére eﬃcacement le contrôle requis par les transformations de boucle à
grain-ﬁn. Contrairement aux approches existantes, notre automate de contrôle peut être pipeliné
à volonté, sans aucune restriction. Par conséquent, la fréquence de l'automate de contrôle peut
être aussi élevée que voulu. Les résultats expérimentaux sur circuit FPGA conﬁrment que notre
circuit de contrôle peut atteindre de hautes fréquences, avec une consommation de ressources
FPGA raisonnable.
Mots-clés : Synthèse de circuits haut-niveau, transformation de boucles à grain ﬁn, automate
de contrôle, pipeline
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1 Introduction
Embedded systems raise many challenges in power, space and speed eﬃciency. The current
trend is to build heterogeneous systems on a chip made of specialized processors and dedicated
hardware accelerators. Generating an eﬃcient hardware accelerator from a kernel implies a
deep reorganization of the code and the data, typically to parallelize the code and to reduce
the data transferts. The resulting control automaton may be very complex and eventually
bound the circuit frequency. This is a major scientiﬁc lock which strongly limits the power
of the optimizations appliable by an high-level synthesis tool. The polyhedral model [11] is a
mature framework to design powerful automatic parallelizers for loop kernels, as those found in
signal processing applications. The outcome is usually a loop transformation speciﬁed with a
mathematical function. Although the polyhedral model was initially developped to synthesize
high-performance circuits [16], the problem of generating an eﬃcient control automaton from a
polyhedral transformation is still opened today.
In this report, we propose an architecture of control automaton and an algorithm of high-level
synthesis from a polyhedral loop transformation. More precisely:
 We propose an architecture of control automaton which consists of a simple counter con-
nected to a staged scheme in charge of computing the current iteration vector. The stage
scheme only requires the counter value to compute the iteration vector. As a consequence,
the whole automaton can be pipelined at will, without any restriction. This guarantees
that the frequency of the automaton can be as high as possible.
 We propose an algorithm of high-level synthesis from a polyhedral loop transformation.
Our algorithm acts as any polyhedral code generator. It takes as input the loop nest and
the mathematical transformation, then it generates the control automaton.
 The control mainly uses additions and multiplications by a constant. There is a small
amount (usually 2 or 3) of full multiplications that are computed only once for the reset
phase. The latency is constant, and the throughput is one iteration by cycle.
 We have validated our approach experimentally by mapping several loop nests on an Altera
FPGA circuit. Our results conﬁrm that the peak frequency can be reached, with, as a
bonus, a small resource usage.
The remainder of this report is organized as follows. Section 2 speciﬁes the loop nests consid-
ered and polyhedral loop transformations. Section 3 presents the control automaton architecture
and the high-level synthesis algorithm. Section 4 discusses possible post-optimizations of the con-
trol. Section 5 discusses the related work. Section 6 presents the experimental results. Finally,
Section 7 concludes this report and draws some perspectives.
2 Preliminaries
This section speciﬁes the input of our high-level synthesis algorithm. We assume the loops to be
aﬃne (next paragraph) and the transformation to be an aﬃne schedule (subsequent paragraph).
Finally, we can focus without loss of generality to perfect loop nests (subsequent paragraph).
Aﬃne control In this report, we consider the generation of control circuits for programs
with aﬃne control. The only control structure allowed are for loops and if. Moreover, the loop
bounds and the condition must be aﬃne functions of the surrounding loop counters and structure
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for i := 0 to N-1
for j := 0 to i
S(i,j)
for j := i+1 to N-1
T(i,j)
(a) Sample program (b) Iteration domains IS (black) and IT
(c) Date domains DS (black) and
DT with θS(i, j) = (i + 1, j) and
θT (i, j) = (j − 1, i)
Figure 1: Loop nest, iteration domain, transformed domain
parameters. Figure 1.(a) depicts an example of such a program. Note the structure parameter
N , typically the size of an array. Also, note that no hypothesis is made on the instruction
S(i, j): it could perfectly encapsulate non-aﬃne control, but then its implementation would
be left to the user. Aﬃne control allows to represent exactly the iterations of loop nests with
convex polyhedra. That way, many compiler analysis (dependence, scheduling, allocation, code
generation, etc.) can be deﬁned with geometric operations on polyhedra and linear programming
[10, 6, 1, 5, 2]. This is the leitmotiv of polyhedral compilation, which allows to design precise and
powerful program optimizations. On the example, the iterations of S(i, j) can be represented by
the mapping IS = N 7→ {(i, j) | 0 ≤ i < N ∧ 0 ≤ j ≤ i}. This mapping is traditionally called the
iteration domain of S, any (i, j) ∈ IS is called an iteration vector. We usually denote by 〈S, i, j〉
the execution of S at the iteration vector (i, j) ∈ IS . Traditionally, S is called a statement and
〈S, i, j〉 is called an operation. Figure 1.(b) show the iteration domains of S and T , each iteration
vector x ∈ Is (resp. x ∈ IT ) is labelled by its rank of execution in IS (resp. IT ).
Scheduling and control generation Usually, the outcome of a polyhedral optimization is
an aﬃne scheduling function θS : IS → D mapping each iteration vector x ∈ IS of the statement
S to a date θS(x) ∈ D. The dates are vectors of integers ordered by the lexicographic order
D = (Np,): (t1, . . . , tn)  (u1, . . . , un) iﬀ t1 < u1, or t1 = u1 ∧ t2 < u2, and so on. In
this report, we assume each scheduling function θS to be sequential (injective): to each date
is assigned a unique iteration vector. That way, the scheduling functions are always reversible.
Note that it does not preclude the global schedule to be parallel: iterations of S and iterations of
T could perfectly be executed in parallel. For example, the scheduling function θS(i, j) = (i+1, j)
and θT (i, j) = (j − 1, i) maps the iterations of S and T to the date domain DS = θS(IS) and
DT = θT (IT ) depicted in ﬁgure 1.(c). The iterations are reordered in the lexicographic order of
their dates in DS and DT , see the labels with the original rank of execution. In particular, the
iterations in the intersection DS ∩ DT are scheduled to be executed in parallel.
Generating a code w.r.t. a schedule amounts to traverse a union of polyhedra (Ds and DT )
in the lexicographic order. Then, the original iterations are simply recovered by applying the
inverse of the schedule (θ−1S and θ
−1
T ). Several approaches were proposed to generate a C program
given a schedule [5, 7, 4]. The code produced take into account all the corner cases expressed by
the schedule. It is usually long, with a lot of control (split for loop, if), and cannot be applied
directly for the purpose of hardware control generation.
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Perfect vs non-perfect loop nests A loop nest is said to be perfect when each for loop
contains either a single for loop or a statement S. This is not the case on that example, as
the loop for i contains two loops. Usually, a loop nest is split into communicating dataﬂow
processes respecting the Kahn semantics, each process being a basic block (here a statement S)
with the surrounding control (for loops and if). Then, a separate FSM (Finite State Machine)
is generated for each process. Finally post-optimization are applied to factorize partially the
FSMs. As a consequence, we can restrict our approach to perfect loop nests without loss of
generality. In the remainder of this report, we will consider a single perfect loop nest, with an
iteration domain I of dimension n and a schedule θ : I → D.
3 Pipelined FSM
In this section, we describe the main contribution of this report: the architecture of a control
automaton and the corresponding high-level synthesis algorithm. The architecture is roughly
a counter followed by a staged scheme that computes the iteration vector corresponding to the
counter. Section 3.1 deﬁnes precisely what we mean by counter. Then, Section 3.2 shows how
the iteration vector can be computed from the counter with a staged scheme. Finally, Section 3.3
reﬁnes the staged scheme to remove computation redundancies.
3.1 Ranking functions
Consider an iteration domain I of dimension n to traverse with respect to an aﬃne schedule θ
and the corresponding date domain D = θ(I). The rank of a date ~t = (t1, . . . tn) ∈ D is the
number of valid dates occurring strictly before ~t. The ﬁrst date has the rank 0, the second date
has the rank 1, and so on:
R(~t) = card {~u | ~u ~t ∧ ~u ∈ D} (1)
The mapping R : D → J0, card D − 1K is bijective and stricly increasing with respect to : if
~u ~t then R(~u) < R(~t).
The principle of our method is to iterate through the rank domain with a simple counter
c ∈ J0, card D − 1K, and then to compute the corresponding date ~t = R−1(c) and ﬁnally the
iteration to be executed ~i = θ−1(~t). Unlike the previous approaches, the computation of ~i =
θ−1(R−1(c)) does not require the previous ~i, and can thus be fully pipelined, allowing to reach
the peak frequency. θ−1 is a simple aﬃne transformation ~t 7→ A~t +~b. Hence, the remaining of
the report will focus on the computation of R−1.
Example Consider the example depicted in Figure 2. We want to build an FSM to traverse the
date domain D = {(i, j) | 0 ≤ i < n∧0 ≤ j ≤ i}. The rank R(i, j) is the number of points before
(i, j) in the lexicographic order. A simple derivation givesR(i, j) = i(i+1)/2+j. There exists an
eﬃcient algorithm to count integer points in a convex polyhedron [8], implemented in the Polylib
library [13]. Most often, the result is a multivariate polynomial with rational coeﬃcients. In
some cases, the result is a piece-wise mapping R(~t) = ~t ∈ D1 : P1(~t) . . .~t ∈ Dq : Pq(~t) where each
piece Dk is a convex polyhedron and each expression Pk(~t) is an Ehrhart pseudo-polynomial [8],
i.e. a multivariate polynomial whose coeﬃcients change periodically with the value of ~t. Observe
that our method would accept any computable deﬁnition for R providing R is positive, bijective
and stricly increasing on D.
As we will see in Section 3.2, our algorithm for inverting R, i.e. for ﬁnding (t1, . . . , tn) given
a value of c, iteratively ﬁnds t1, then t2 (knowing t1) and so on. To do so, D is partitioned (into
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R(i, j) = i(i+ 1)/2 + j
R1(i) = i(i+ 1)/2
R2(i, j) = j
∆1`(i) = 2
`.i+ 22`−1 + 2`−1
∆2`(i, j) = 2
`
(a) Date domain D (b) Ranking functions R, R1 and R2 (c) ∆ functions
Figure 2: Example of date domain, ranking functions and ∆ functions
say P1, P2, and so on) thanks to a distribution along the disjunctions of the lexicographic order
~u ~t: P1(t1) = {~u | u1 < t1 ∧~u ∈ D}, P2(t1, t2) = {~u | u1 = t1 ∧u2 < t2 ∧~u ∈ D}, etc. Deﬁning
Rk(t1, . . . , tk) = card Pk(t1, . . . , tk) the rank at depth k, we have:
R(~t) = R1(t1) +R2(t1, t2) + . . .+Rn(t1, . . . , tn) (2)
Intuitively, R1(t1) is the contribution of t1 to the rank, R1(t1) +R2(t1, t2) is the contribution of
t2 provided t1, and so on. Note that each partial sum R1 + . . .+Rk is deﬁned on the projection
of D across (t1, . . . , tk): {(t1, . . . , tk) | ~t ∈ D}, and has the same properties than R: positive,
bijective and strictly increasing.
Example (cont'd) We have: R1(i) = card {i′ | i′ < i∧(i′, j′) ∈ D} (triangle box on Figure 2).
Thus R1(i) = i(i+ 1)/2. Also, R2(i, j) = card {(i′, j′) | i′ = i ∧ j′ < j ∧ (i′, j′) ∈ D} (rectangle
box). Thus: R2(i, j) = j. We can easily check that R(i, j) = R1(i) +R2(i, j).
The next section explains how to compute R−1 by using the Rk.
3.2 Staged computation
Given a rank c ∈ J0, card D − 1K, the computation of the date ~t = R−1(c) amounts to ﬁnd the
maximum value:
~t? = max {~t | R(~t) ≤ c}
For maximizing ~t = (t1, . . . , tn) with respect to the lexicographic order, we ﬁrst maximize t1:
t?1 = max{t1 | R1(t1) ≤ c}
Then we maximize t2 providing t
?
1:
t?2 = max{t2 | R1(t?1) +R2(t?1, t2) ≤ c}
And so on:
t?1 = max{t1 | R1(t1) ≤ c}
t?2 = max{t2 | R1(t?1) +R2(t?1, t2) ≤ c}
. . .
t?n = max{tn | R1(t?1) + . . .+Rn(t?1, . . . , tn) ≤ c}
(3)
This provides a ﬁrst staged scheme for computing R−1(c). We will see in the next section how
these expressions can be simpliﬁed.
Inria
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Now, let us see how to compute each stage. Let us write t?1 = b
?
w−1.2
w−1 + . . . + b?0.2
0 the
binary decomposition of t?1 on w bits. Again, as R1 is strictly increasing, the bits of t
?
1 can be
found with a similar staged scheme starting with the most signiﬁcant bit:
b?w−1 = max{bw−1 ∈ {0, 1} | R1(bw−1.2w−1) ≤ c} (4)
Since bw−1 can take only 2 values, Eq. 4 simpliﬁes into:
b?w−1 ≡
(
R1(2
w−1) ≤ c)
Similarly, providing b?w−1, b
?
w−2 is computed as follow:
b?w−2 ≡
(
R1(b
?
w−1.2
w−1 + 2w−2) ≤ c)
And so on:
b?w−1 ≡
(
R1(2
w−1) ≤ c)
b?w−2 ≡
(
R1(b
?
w−1.2
w−1 + 2w−2) ≤ c)
. . .
b?0 ≡
(
R1(b
?
w−1.2
w−1 + . . .+ b?1.2
1 + 20) ≤ c) (5)
Once all the bits of t?1 are known, bits of t
?
2 can be computed in the same way by using to Eq. 3:
b?w−1 ≡
(
R1(t
?
1) +R2(t
?
1, 2
w−1) ≤ c)
b?w−2 ≡
(
R1(t
?
1) +R2(t
?
1, b
?
w−1.2
w−1 + 2w−2) ≤ c)
. . .
b?0 ≡
(
R1(t
?
1) +R2(t
?
1, b
?
w−1.2
w−1 + . . .+ b?1.2
1 + 20) ≤ c)
This way, each stage of Eq. 3 can be computed with the stages described by Eq. 5. Although
this architecture can be fully pipelined and meet the frequency constraints, many redundancies
can be removed to keep the resource consumption to a reasonable level. This is the purpose of
the next section.
3.3 Removing redundancies
Computing each bit from Equation 5 amounts to evaluate an expression of the form E = c −
R1(t
∗+2`) where t∗ represents the upper l−1 already found bits, and 2l the currently computed
one. When R1 is a multivariate polynomial, it is always possible to develop that expression, and
ﬁnd a multivariate polynomial ∆1`(t
∗) such that:
c−R1(t∗ + 2`) = c−R1(t∗)−∆1`(t∗) (6)
This allows to evaluate at a given stage the expression E in terms of its value at the previous
stage (say E′) by simply subtracting ∆1`(t
∗) to it: E := E′−∆1`(t∗). The staged scheme (Eq. 5)
can then be evaluated with the following algorithm, which eliminates redundancies and reduces
the bit-width of intermediate expressions at the same time:
RR n° 8900
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E′ := c−R1(0)
t1 := 0
//Stage 1: bit bw−1
if (E := E′ −∆1w−1(t1) ≥ 0) then
E′ := E
t1 := t1 + 2
w−1
end if
//Stage 2: bit bw−2
if (E := E′ −∆1w−2(t1) ≥ 0) then
E′ := E
t1 := t1 + 2
w−2
end if
. . .
//Stage w: bit b0
if (E := E′ −∆10(t1) ≥ 0) then
E′ := E
t1 := t1 + 2
0
end if
The scheme to evaluate t2 is similar, using ∆
2
`(t1, t2) instead of ∆
1
`(t1) and R2(t1, 0) instead
of R1(0).
Example (cont'd) We have R1(i+ 2
`) = (i+ 2`)(i+ 2` + 1)/2 = R1(i) + 2
`.i+ 22`−1 + 2`−1,
hence ∆1`(i) = 2
`.i + 22`−1 + 2`−1. Also: R2(i, j + 2`) = j + 2`, hence ∆2`(i, j) = 2
`. Assuming
i and j to be encoded on w = 2 bits, Figure 3 depicts the obtained staged scheme to compute
(i, j) = R−1(c).
Note that the two last stages of the FSM amount to take directly j := E′. This is one of the
possible post-optimizations described in the next section to reduce the number of stages of the
FSM.
4 Post-optimization
As pointed out earlier, despite the incremental computation of E thanks to the use of ∆, the
proposed scheme may contain some redundancies. Also several bitwise computations involving
seperate bits may sometimes be combined. With the overall goal of reducing the complexity (size
and length) of our circuit we propose to apply standard compiler analysis and optimizations on
our scheme. We would like to outline that the experimental results presented further do not use
the post-optimization phase.
Bit-width Analysis Bitwidth analysis [17] is a static analysis which goal is to compute the
range of bits used by a given code instruction in a program. In the general case this is done using
a simple data-ﬂow analysis. In our case we have the ability to compute the values directly by
reasoning on the volume of the polyhedrons that the variables represent. To start with detailing
this phase, let us denote by ‖v‖ the range of bits occupied by variable v. By occupied, we mean
the bits required to store v i.e. all the bits of v that could be non-zero. As an example, the initial
Inria
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architecture R−1(c: in integer; i, j: out integer)
E′ := c− 0 //As R1(0) = 0
i := 0
//Stage 1: bit b1 of i
if (E := E′ − (2i+ 3) ≥ 0) then
E′ := E
i := i+ 2
end if
//Stage 2: bit b0 of i
if(E := E′ − (i+ 1) ≥ 0) then
E′ := E
i := i+ 1
end if
E′ := E′ − 0 //As R2(i, 0) = 0
j := 0
//Stage 3: bit b1 of j
if(E := E′ − 2 ≥ 0) then
E′ := E
j := j + 2
end if
//Stage 4: bit b0 of j
if(E := E′ − 1 ≥ 0) then
E′ := E
j := j + 1
end if
Figure 3: Staged scheme for computing (i, j) = R−1(c) on our running example
value of c in the example of Figure 3 is bounded by the volume of the full triangle i.e. 10 (i and
j are both bounded by 3 in our running example). So ‖c‖ = J0, 3K: the ﬁrst 4 bits are required.
We ﬁrst express the the bit-widths of t∗1, t
∗
2, etc. that are known by construction: at every
stage one additional bit is conditionally set. Going back to our example: (1) prior to the ﬁrst stage
‖i‖ = ∅; (2) right after the ﬁrst stage ‖i‖ = J1, 1K; (3) right after the second stage ‖i‖ = J0, 1K;
etc.
Similarly we can compute the bit-width and the range of the remaining bits to be set: (t1−t∗1),
(t2 − t∗2), etc. This allows to compute the range of E′ as it corresponds to the volume of the
remaining polyhedron. As an example, we get that: (1) prior to the ﬁrst stage ‖E′‖ = J0, 3K; (2)
right after the ﬁrst stage ‖E′‖ = J0, 2K; (3) right after the second ‖E′‖ = J0, 1K, etc.
Bit-shrink Once we computed the bit-width of all variables and expressions, this allows to
compute the bits used by a given operation. By used we consider diﬀerent meanings depending
RR n° 8900
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if we are referring to an assignment or to a comparison. Hence, for operation j+=21, if we know
for example that ‖j‖max < 1 then we know that the corresponding sets bit-1 to 1 i.e. uses only
bit-1. Otherwise, we consider that it uses all the bits of ‖j‖+ 1. For a comparison operation,
used bits refer to the actual set of bits that needs to be considered. Hence for E′ ≥ 2, knowing
that ‖E′‖max ≤ 1 allows to conclude that it is equivalent to checking if the bit-1 of E′ is bigger
than 1 which by code re-selection simpliﬁes in checking if bit-1 of E′ is equal to 1.
Going back to our running example, bit-shrinking would lead to the following specializations:
(1) the ﬁrst-stage comparison is equivalent to checking whether E′−3 ≥ 0; if the condition is met
the assignment to i corresponds to set bit-1 to 1; (2) The third-stage comparison is equivalent
in checking whether bit-1 of E′ is equal to 1 (as explained above); if the condition is met then
the assignment to j corresponds to set its bit-1 to 1.
If-conversion If conversion corresponds to replace a control dependence by some predicated
instructions. In C syntax this can be viewed as replacing if(c){v=E} by v=c?E:c. This is
especially interesting in our case when the conditionally executed instruction is an assignment.
In particular we are interested in a special where code re-selection allows to get rid of the
predicate.
Going back to our running example, this turns out to be the case for the last two stages: (1)
Recall that the third stage is equivalent to set bit-1 of j to 1 if the bit-1 of E′ is 1. In other
words this is equivalent to setting bit-1 of j to the value of bit-1 of E′ (recall that we know that
the bit is originally not used by j).
Vectorization Bit-width analysis allows to reﬁne dependence information. Indeed raw anal-
ysis leads to taking the def-use chains in the program as the set of dependencies. Obviously
whenever the bit-used by two diﬀerent operations are not overlapping, one can consider there is
no dependencies.
Going back again to our running example this turns out to be the case between stage 3 and
stage 4. Indeed stage 3 uses bit-1 of both E′ and j while stage 4 uses bit-0 of both E′ and j.
The consequence is that those two operations can be done in parallel and last two stages can be
simpliﬁed into j:=E'; E':=0;.
5 Related work
In this section we compare our work with previous approaches to generate eﬃcient implementa-
tion of FSMs for loop nests in HLS tools. We present the novelty of our approach and continue
with the comparisons with existing approaches in the experimental validation section.
In a seminal paper, Boulet et al. [7] propose to generate directly a control automaton with
polyhedral techniques. The initial motivation was not HLS, but software optimization. This
said, this approach contains ideas which inspired HLS speciﬁc approaches, as [19], described in
the next paragraph. Given a aﬃne loop nest and an aﬃne schedule θ, they derive directly a
function First(), returning the ﬁrst iteration vector to be executed ; and a function Next(~x),
which computes the next iteration to be executed, provided the current iteration ~x. These
functions are provided as piece-wise aﬃne functions. Unfortunately, the number of pieces increase
exponentially with the dimension of the polyhedron. Despite the possible simpliﬁcations, the size
usually explodes, as well as the critical path, leading to low frequencies.
Yuki et al. [19] propose an adaptation of Boulet's technique with the ability to pipeline the
control. Boulet's technique exhibits a direct data dependence from ~x to Next(~x), then it cannot
be pipelined directly. Yuki et al propose to increase the dependence distance by composing the
Inria
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Next function: the recurrence becomes ~xt+d = Next
d(~xt). That way, the Next function can
be pipelined with d stages, allowing to increase the frequency of the circuit. Unfortunately,
Nextd increases exponentially with d, which limits the possible pipelined depth d and then the
maximum frequency reachable by this technique.
Pouchet et al. [20] propose to adapt code generation techniques usually applied for software
parallelization [5], in order to increase the eﬃciency of the loop control hardware. However, the
problem remains partially open: as even for the simple GEMM algorithm the eﬃciency of loops
presented in their aproach is 7 times smaller than the optimal number of cycles deduced from
[14] and the operating frequencies remains very low for an high-end FPGA in the vecinity of 100
MHz. Loop tiling is applied on 20x20x5 size loops and the inner loops are software pipelined
by Vivado HLS tool [18]. The authors use rectangular tile overapproximation using a bounding
box and a ﬁltering of real iterations. This increase signiﬁcantly the operating frequency, but at
the price of reducing the throughput. When the schedule assume a throughput strictly equal to
one, as for example in [3], this would not be suitable. Software pipelining techniques [12] are
known to be very ineﬃcient when applied on loops nests with small iteration counts. However,
tile size determines the ratio of memory to computing ressources used on FPGA, and bigger tile
size increase the size of memory buﬀers.
6 Experimental results
In this section we present the experimental results of our approach applied on a few examples:
iteration over a rectangular and triangular domain in 2 and 3 dimensions with 8 bits unsigned
domains in each dimension.
6.1 Experimental setup
We have generated the control automata for the following date domains, parametrized with
integers N , P and Q:
Rectangle 2D: D = {(i, j) | 0 ≤ i < N ∧ 0 ≤ j < P}
Triangle 2D: D = {(i, j) | 0 ≤ i < N ∧ 0 ≤ j ≤ i}
Rectangle 3D: D = {(i, j, k) | 0 ≤ i < N ∧ 0 ≤ j < P ∧ 0 ≤ k < Q}
Triangle 3D: D = {(i, j, k) | 0 ≤ i < N ∧ 0 ≤ j < P ∧ 0 ≤ k ≤ i}
The same domains were used in [19], to which we compare our results. For synthesis we used
the Quartus Prime Standard [15] from Altera, performed function level veriﬁcation using ghdl,
the clock was connected to global clock routing ressources and the rest of the I/Os were set as
virtual. The frequency estimation was done using 85C slow model. Table 1 summarizes the
synthesis results obtained.
6.2 Discussion
Execution frequency We have obtained higher frequency than the other approach in all
the examples. However, the pipelining frequency can be improved even further. The TimeQuest
timing analysis reported critical paths in between stages that have multiple arithmetic operations.
The Quartus compiler is unable to correctly retime the design. Signiﬁcant frequency gains can
be obtained by using dedicate pipelined arithmetic operators from for example FloPoCo library
[9]. High bit counter source alone can run at a much higher frequency thanks to dedicated high
speed arithmetic carry wires between ALMs. We connected our clock to global clock distribution.
The frequency of our results increase by about 10% - 20% when connected to virtual pins (for
example in case of clock gating with an enable).
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Table 1: Experimental results
Benchmark Version FPGA ALUT 3iALUT FF DSP Frequency (MHz) Loop eﬃciency %
Rectangle 2D
[19] StratixIV 201 - 182 - 454 -
ours
StratixIV 204 191 360 1 511 100
StratixV 205 192 360 1 595 100
Arria10 207 191 360 1 623 100
Rectangle 3D
[19] StratixIV 348 - 215 - 387
ours
StratixIV 512 487 880 3 414 100
StratixV 515 489 880 2 549 100
Arria10 515 491 880 2 517 100
Triangle 2D
[19] StratixIV 131 - 111 - 433 -
ours
StratixIV 279 266 409 1 443 100
StratixV 279 266 409 1 540 100
Arria10 270 257 409 1 572 100
Triangle 3D
[19] StratixIV 384 - 290 - 346 -
ours
StratixIV 739 718 1287 3 350 100
StratixV 738 717 1287 2 403 100
Arria10 730 709 1287 2 414 100
Logic utilization and routing We cannot really compare our results in terms of ALUT with
the other approach as it is not mentioned what input size of ALUT their designs is using. An
ALM can contain up to 4 LUT if size is smaller than 3 and up to 1 if input size is greater than
6. Our design actualy performed better when Quartus is conﬁgured to optimized for minimum
size in terms of frequency and ALM compaction than when it is instructed to optimize for
performance, thus conﬁrming the limitations of the compiler's retiming algorithm. Most of our
ALUTs are of three or less than three input size. This can help tremedously with the integration
of our FSMs in a tightly packed FPGA as routing constraints are much lower than when 6 or 7
input ALUTs are used. Our designs have very low DSP usage, and thus can placed and routed
easily. In the other works, the DSP usage is not presented.
In our approach the ressource usage represents a very small fraction of big ﬂoating poing
datapaths like ones found in algorithms from PolyBench benchmark, and therefore overall per-
formance gains justify potentially higher ressource usage.
7 Conclusion
In this report, we have presented a novel architecture of control automaton and an high-level
synthesis algorithm from transformed aﬃne loop nests. Unlike previous approaches, our control
automation can be pipelined at will. As a consequence, it can reach any frequency, and will never
limit the frequency of the circuit, whatever the complexity of the loop transformation.
This opens many perspectives in high-level synthesis of hardware accelerators. In particular,
our method makes it possible to apply the powerful polyhedral loop transformations in the
context of circuit synthesis. In the future, we want to investiguate the application of this method
for non-linear loop transformations as loop tiling. Though our method can already be applied to
control the execution of a single tile, several issues must be solved to generate the whole control
automaton.
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